justinbieber4404 justinbieber4404 08-12-2022 Computers and Technology contestada The output state of a NAND gate SR latch when the SET input is 0 and the RESET input is 1 isa) RESET.b) invalid.c) SET.