Design a Finite State Machine (FSM) such that, L={w ε {0, 1}*: w ends with 2 consecutive 1, |w|=4} Derive the state transition table for the FMS Design a clock sequential circuit using JK flip-flop, indicating all required tables, equations, and circuit diagrams.