Determine the maximum gate delay through your final ALU circuit assuming each gate has a delay of 1 unit. Highlight the critical path on the gate-level schematic.

a) Delay = 5
b) Delay = 8
c) Delay = 10
d) Delay = 12