Implement Z=abe′f+c′e f+d′e f+gh using minimum number of gates.
a) NAND-NAND
b) OR-NAND
c) NOR-OR