Using what you know about the NAND gate, draw how you could implement a three-input NAND gate using NMOS and PMOS transistors. This circuit should output logic low (0V) only when all three inputs (A, B, and C) are logic high (5V)